ProHoster > Blog > internet news > Coreboot 4.11 release

Coreboot 4.11 release

Published project release Core Boot 4.11, which is developing a free alternative to proprietary firmware and BIOS. 130 developers took part in the creation of the new version, who prepared 1630 changes.

All innovations:

  • Added support for 25 motherboards:
    • AMD PADMELON;
    • ASUS P5QL-EM;
    • QEMU-AARCH64 (emulation);
    • Google AKEMI, ARCADA CML, DAMU, DOOD, DRALLION, DRATINI, JACUZZI,
      JUNIPER, KAKADU, KAPPA, PUFF, SARIEN CML, TREEYA and TROGDOR;

    • Lenovo R60, T410, THINKPAD T440P and X301;
    • RAZER BLADE-STEALTH KBL;
    • SIEMENS MC-APL6;
    • SUPERMICRO X11SSH-TF and X11SSM-F.
  • Code base cleaning continued. Removed extra header files. The code associated with support for Intel chipsets has been unified, typical functions have been moved to common drivers;
  • Much work has been done to improve support for Intel chips based on Kaby Lake and Cannon Lake microarchitecture, as well as AMD Picasso series chips. Improved support for Mediatek 8173 ARM chip, chips based on RISC-V architecture, and some older chipsets such as Intel GM45 and Via VX900. Initial support for Intel Tiger Lake and Qualcomm SC7180 SoCs offered;
  • Improved support for verified boot mode (vboot), which is used by Google on Chromebooks. Verified boot can now be used with devices not specifically adapted for vboot. For example, support for boot verification has been added for various Lenovo laptops, Siemens industrial computers and systems from the project Open Compute. Work continued on adding measured boot technology to vboot (Measured boot);
  • Removed support for legacy SoCs based on the Allwinner A10 processor, for example, discontinued support for the Cubieboard;
  • Deprecated and will soon remove support for the MIPS architecture and the 12h generation of AMD chips (AGESA);
  • Π’ libpayload USB3 hubs are supported.
  • In library libgfxinit, which is responsible for initializing the graphics subsystem, provides a dynamic setting of CDClk (Core Display Clock) to support high-resolution screens without static definition of settings. Improved DP and eDP port compatibility (e.g. DisplayPort support added for Intel Ibex Peak chips with Ironlake GPUs). Added support for Intel Kaby, Amber, Coffee and Whiskey Lake.

Source: opennet.ru

Add a comment