{"id":115783,"date":"2024-05-15T02:59:19","date_gmt":"2024-05-15T00:59:20","guid":{"rendered":"https:\/\/prohoster.info\/blog\/novosti-interneta\/opublikovan-vortex-2-1-otkrytyj-gpgpu-na-baze-arhitektury-risc-v"},"modified":"2024-05-15T02:59:19","modified_gmt":"2024-05-15T00:59:20","slug":"opublikovan-vortex-2-1-otkrytyj-gpgpu-na-baze-arhitektury-risc-v","status":"publish","type":"post","link":"https:\/\/prohoster.info\/en\/blog\/news\/opublikovan-vortex-2-1-otkrytyj-gpgpu-na-baze-arhitektury-risc-v","title":{"rendered":"Vortex 2.1 has been released, the open-source GPGPU based on RISC-V architecture","gt_translate_keys":[{"key":"rendered","format":"text"}]},"content":{"rendered":"
A new edition of the Vortex project has been released, developing an open GPGPU based on the RISC-V instruction set architecture, designed for performing parallel computations using the OpenCL API and the SIMT (Single Instruction, Multiple Threads) execution model. The project can also be used for research in the field of 3D graphics and for developing new GPU architectures. Schematics, descriptions of hardware blocks in Verilog, simulator, drivers, and related project documentation are distributed under the Apache 2.0 license. <\/p>\n
The core of GPGPU is a typical RISC-V ISA, extended by some additional instructions necessary to support GPU functions and manage threads. At the same time, changes to the RISC-V instruction set architecture are minimized, and existing vector instructions are used wherever possible. A similar approach is applied in the RV64X project, which also develops an open GPU based on RISC-V technologies. <\/p>\n
<\/center> <\/p>\n
Key features of Vortex: <\/p>\n
\n
Support for 32-bit and 64-bit RISC-V instruction set architectures RV32IMF and RV64IMAFD. <\/li>\n
Customizable number of cores, task blocks (warps), and threads. <\/li>\n
Customizable number of ALUs, FPUs, LSUs, and SFUs for each core. <\/li>\n
Customizable pipeline issue width. <\/li>\n
Optional shared memory and caches at levels L1, L2, and L3. <\/li>\n
Support for OpenCL 1.2 specification. <\/li>\n
Ability to implement on Altera Arria 10, Altera Stratix 10, Xilinx Alveo U50, U250, U280, and Xilinx Versal VCK5000 FPGA. <\/li>\n
Advanced instructions: for faster texture processing, vx_rast for rasterization control, vx_rop for fragment processing, depth and transparency, vx_imadd for performing the \"multiply and add\" operation, vx_wspawn, vx_tmc and vx_bar for activating instruction fronts and the threads within them (wavefront, thread group, simultaneously executed SIMD Engine), vx_split and vx_join. <\/li>\n
Support for intermediate shader representation SPIR-V is implemented through translation to OpenCL. <\/li>\n
For application development, a toolkit is offered, including adapted versions of PoCL (OpenCL compiler and runtime), LLVM\/Clang, GCC, and Binutils for working with Vortex. <\/li>\n
Chip operation simulation is supported using Verilator (Verilog simulator), RTLSIM (RTL simulation), and SimX (software simulation). <\/li>\n<\/ul>\n
For graphics, the open GPU Skybox is being developed on Vortex technologies, supporting the Vulkan graphics API. The Skybox prototype, created on the Altera Stratix 10 FPGA and including 32 cores (512 threads), achieved a fill rate of 3.7 gigapixels per second (29.4 gigatransactions per second) at a frequency of 230 MHz. It is noted that this is the first open GPU with both software and hardware implementation supporting Vulkan. <\/p>\n
Changes in version Vortex 2.1 include: <\/p>\n
\n
The addition of the spawn_taskgroups API for launching kernels using local memory and supporting memory barrier setting.\n
A new extension for creating relocatable binary kernels has been proposed.\n
Calls vx_mem_reserve, vx_mem_access, and vx_mem_address have been added to the memory management API.\n
A new runtime API vx_check_occupancy has been introduced.\n
The GPU driver has been updated with an option to check OpenCL tests on the local GPU.\n
OpenCL tests utilizing local memory (psum, sgemm2, sgemm3) have been added.\n
Library adaptations of libc and librt specifically tailored for Vortex have been introduced.\n
Support for merging adjacent free memory blocks (memory coalescing) has been added.\n
Microarchitecture optimizations have been conducted.\n
A new build script has been added that separates source files from the build directory. <\/ul>\n
![\"Vortex](\"\/wp-content\/uploads\/2024\/05\/9c4aeaf2db642809b7a6cf81b210833a.png\")
<\/center> <\/p>\n