{"id":104303,"date":"2022-06-06T21:36:59","date_gmt":"2022-06-06T19:37:00","guid":{"rendered":"https:\/\/prohoster.info\/blog\/novosti-interneta\/google-predostavil-vozmozhnost-besplatnogo-proizvodstva-probnyh-partij-otkrytyh-chipov"},"modified":"2022-06-06T21:36:59","modified_gmt":"2022-06-06T19:37:00","slug":"google-predostavil-vozmozhnost-besplatnogo-proizvodstva-probnyh-partij-otkrytyh-chipov","status":"publish","type":"post","link":"https:\/\/prohoster.info\/hu\/blog\/news\/google-predostavil-vozmozhnost-besplatnogo-proizvodstva-probnyh-partij-otkrytyh-chipov","title":{"rendered":"A Google biztos\u00edtotta a lehet\u0151s\u00e9get ny\u00edlt chipek ingyenes pr\u00f3bap\u00e1rt gy\u00e1rt\u00e1s\u00e1ra.","gt_translate_keys":[{"key":"rendered","format":"text"}]},"content":{"rendered":"
A Google egy\u00fcttm\u0171k\u00f6dik a SkyWater Technology \u00e9s az Efabless gy\u00e1rt\u00f3c\u00e9gekkel egy olyan kezdem\u00e9nyez\u00e9s elind\u00edt\u00e1s\u00e1ban, amely lehet\u0151v\u00e9 teszi az ny\u00edlt hardverfejleszt\u0151k sz\u00e1m\u00e1ra, hogy ingyenesen gy\u00e1rts\u00e1k le \u00e1ltaluk tervezett chipjeiket. A kezdem\u00e9nyez\u00e9s c\u00e9lja az ny\u00edlt hardver fejleszt\u00e9s\u00e9nek el\u0151seg\u00edt\u00e9se, a k\u00f6lts\u00e9gek cs\u00f6kkent\u00e9se ny\u00edlt projektek fejleszt\u00e9se sor\u00e1n \u00e9s a gy\u00e1rakkal val\u00f3 kapcsolat egyszer\u0171s\u00edt\u00e9se. A kezdem\u00e9nyez\u00e9s r\u00e9v\u00e9n b\u00e1rki elkezdheti saj\u00e1t speci\u00e1lis chipjeinek fejleszt\u00e9s\u00e9t an\u00e9lk\u00fcl, hogy nagyobb gy\u00e1rt\u00e1si k\u00f6lts\u00e9gekt\u0151l kellene tartania. Minden gy\u00e1rt\u00e1si, csomagol\u00e1si \u00e9s sz\u00e1ll\u00edt\u00e1si k\u00f6lts\u00e9get a Google \u00e1ll. <\/p>\n
A program for free production applications can be submitted once every two months. The next slot will close on June 8, and the chips that make it in will be ready by August 30 and sent to authors on October 18. From the submitted applications, 40 projects will be selected (if fewer than 40 applications are submitted, all that pass the verification for correctness will be put into production). As a result of the production, the developer will receive 50 chips and 5 boards with installed chips. <\/p>\n
A p\u00e1ly\u00e1zatokat csak olyan projektekt\u0151l fogadj\u00e1k el, amelyek teljes m\u00e9rt\u00e9kben ny\u00edlt licenszek alatt terjeszthet\u0151k, nem terheltek titoktart\u00e1si meg\u00e1llapod\u00e1sokkal (NDA), \u00e9s nem korl\u00e1tozz\u00e1k a term\u00e9keik felhaszn\u00e1l\u00e1si ter\u00fclet\u00e9t. A gy\u00e1rt\u00e1shoz sz\u00fcks\u00e9ges adatokat GDSII form\u00e1tumban kell beny\u00fajtani, teljes\u00edteni\u00fck kell a megadott tesztk\u00e9szletet \u00e9s az eredeti tervez\u00e9si f\u00e1jlokb\u00f3l kell reproduk\u00e1lni \u0151ket (teh\u00e1t nem lehet ny\u00edlt projektet bejelenteni, majd saj\u00e1tos tervezetet beny\u00fajtani a gy\u00e1rt\u00e1shoz). <\/p>\n
Az ny\u00edlt chipek fejleszt\u00e9s\u00e9nek egyszer\u0171s\u00edt\u00e9se \u00e9rdek\u00e9ben az al\u00e1bbi ny\u00edlt eszk\u00f6z\u00f6k \u00e1llnak rendelkez\u00e9sre: <\/p>\n
\n
SkyWater PDK (Process Design Kit), egy eszk\u00f6zk\u00e9szlet, amely le\u00edrja a SkyWater gy\u00e1rban haszn\u00e1lt gy\u00e1rt\u00e1si folyamatot, a 130nm (SKY130) technol\u00f3gi\u00e1t, \u00e9s lehet\u0151v\u00e9 teszi a sz\u00fcks\u00e9ges tervez\u00e9si f\u00e1jlok el\u0151k\u00e9sz\u00edt\u00e9s\u00e9t a chipek gy\u00e1rt\u00e1s\u00e1hoz.\n
OpenLane \u2014 a set of components for automated conversion of RTL schematics of specialized chips (ASIC) into GDSII format, used in factories for semiconductor manufacturing.
<\/center>\n
XLS (Accelerated HW Synthesis) \u2014 a toolkit for synthesizing project files with hardware components of chips that correspond to the provided high-level description of the required functionality, formulated in a software development style.\n
A Bazel \u00e9p\u00edtkez\u00e9si rendszere sz\u00e1m\u00e1ra k\u00e9sz\u00fclt szab\u00e1lyk\u00e9szlet, amely t\u00e1mogatja a ny\u00edlt eszk\u00f6z\u00f6ket (Yosys, Verilator, OpenROAD) a hardverle\u00edr\u00f3 nyelvek (Verilog, VHDL, Chisel, nMigen) haszn\u00e1lat\u00e1hoz.\n
OpenROAD \u2014 a framework for automating the development process of open semiconductors.\n
Verible \u2014 a set of tools for development in Verilog, including a parser, style formatting system, and linter. <\/ul>\n
![\"A](\"\/wp-content\/uploads\/2022\/06\/4d2377cbb48688ea204b20d91cec103b.jpg\")
<\/center>\n